Pulse height analyzer and commutating circuits for imp e vs de/dx nuclear abundance experiment by Cancro, C. et al.
AND COMMUTATING -CIRCUITS 
NUCLEAR ABUNDANCE EXPERIMENT 
--- FOR ______ IMkP __  - E ____ vs - dE/dx -- -----__ 
.. 
OCTOBER I ,  1963, 
' (?OZtia_4_ - 
I 
' &E FLIGHT CENTER 
J 
\ GREENBELT, MD. 
-- - 
https://ntrs.nasa.gov/search.jsp?R=19640009676 2020-03-24T06:31:20+00:00Z
PULSE HEIGHT ANALYZER 
AND COMMUTATING CIRCUITS FOR 
IMP E vs dE/dx NUCLEAR ABUNDANCE 
EXPERIMENT 
S. Paul1 
C. Cancro 
P. Janniche 
N. Garrahan 
October 4, 1963 
. 
PULSE HEIGHT ANALYZER 
AND COMMUTATING CIRCUITS FOR 
IMP E vs dE/dx NUCLEAR ABUNDANCE 
EXPERIMENT 
INTRODUCTION 
PULSE HEIGHT ANALYZER 
General Operation 
Coincidence - anticoincidence Action 
Analog to  Digital Conversion 
Input Disabling 
CIRCUIT D ESIGN 
Preamplifier and Shaper Section 
Linear Gate Section 
Analog to  Digital Converter Section 
Busy Bistable and 500 KC Oscillator 
Coincidence Amplifier and Threshold Detector Section 
Coincidence Logic Section 
ELECTRONICS PACKAGING AND INTERCONNECTIONS 
Electronics Card S-74/EEl 
Electronics Card S-74/EE2 
Interconnecting Cabling 
APPENDIX I. Welded Modules 
LIST OF ILLUSTRATIONS 
Drawing No. 
631.4-62- 109 
6 3 1.4 - 62 - 84 
631.4-62- 10 1 
631.4-62- 103 
63 1.4-62- 104 
631.4-63-35 
631.4-62-105 
631.4-62-102 
63 1.4-62- 106 
GD - S- 74 - 1 0 0 8- 2 6 3 
GD-S74- 1008-266 
GD- S74- 1008- 107 
Title 
Signal Conditioning Electronics fo r  the IMP Nuclear 
Abundance Experiment 
IMP Nuclear Abundance Experiment Pulse  Height 
Analyzer Functional Block Diagram 
Preamplifier Section, Channels A, B, and C 
Linear Gate Section, Channels A and B 
Analog-to-Digital Converter Section, Channels A 
and B 
Analog- to- Digi ta l  Converter Ope ration 
Busy Bistable and 500 KC Clock 
Coincidence Amplifiers and Threshold Detector; 
Channels A, B, and C 
Coincidence Circuit Logic, E vs dE/dx  Experi- 
ment, IMP 
IMP E vs dE/dx (Nuclear Abundance Experiment) 
Electronics Card S-74/ EE1 Schematic Diagram: 
Sheet 1. EE1 Interconnections 
Sheet 2. Module Schematics 
Sheet 3. Decoupling Module Schematics 
IMP E vs dE/dx (Nuclear Abundance Experiment) 
Electronics Card S-74/ EE2 Schematic Diagram: 
Sheet 1. EE2 Interconnections 
Sheet 2. Module Schematics 
IMP E vs dE/dx (Nuclear Abundance Experiment) 
Interconnection Wiring Diagram 
PULSE HEIGHT ANALYZER 
AND COMMUTATING CIRCUITS FOR 
IMP E vs dE/dx NUCLEAR ABUNDANCE 
EXPERIMENT 
INTRODUCTION 
The E vs dE/dx  experiment for the I M P  spacecraft  (S-74) is com- 
prised of four cards  containing instrumentation and electronics a s  shown 
in drawing 6 3  1.4-62- 109. A cosmic ray  scintillation telescope on card 
S-74/ EE3 furnishes analog information on three output channels. Pulse 
height analyzer and coincidence logic circuits on the two electronics 
cards  S-74/EE1 and S-74/EE2 change the analog information f rom two 
of the telescope output channels to digital form according to cer ta in  
coincidence logic. A Geiger counter cosmic r a y  telescope on card 
S-74/ EG1 furnishes digital idormation on three output channels to 
commutating circuits on electronics card S-74/ EE2. Outputs f rom the 
pulse height analyzer and commutating circuits a r e  fed in  digital fo rm 
f r o m  electronics card S-74/ EE2 to the IMP spacecraft telemetry system. 
This report  describes the two parameter pulse height analyzer, 
the coincidence logic circuits and the commutating circuits located on 
the electronics cards  S-74/EEl and S-74/EE2. 
PULSE HEIGHT ANALYZER 
Gene r a1 ODe r a ti on 
The pulse height analyzer and coincidence logic c i rcui t ry  is shown 
in a functional block diagram in drawing No. 63 1.4-62-84. 
f r o m  three photomultiplier tubes in the scintillation telescope a r e  fed 
to  circuits on card S-74/EE1 identified a s  channel A, Channel B, and 
channel C. 
seconds r i s e  t ime and a fall t ime to 1/2 peak amplitude of approximately 
7 microseconds. The channel A and channel B circuits on card S-74/ 
EE1 a r e  identical pulse height analyzers with a linear range of 1 to 2 5 6 .  
The channel C circuits on card S-74/EE1 include amplifiers to feed a 
channel C signal to the logic circuits on card S-74/EE2. 
Outputs 
These signals a r e  positive-going pulses with 1 to  2 micro- 
The amplitude of an input pulse on channel A i s  a measure of the 
for a cosmic ray particle passing l inear  ra te  of energy loss,  z,dE 
through a thin CsI c rys ta l  in  the cosmic r a y  telescope. 
of an  input pulse on channel B is a measure  of the total energy, E, of 
a particle whenever it is stopped by a thick CsI crystal ,  a l so  in  the 
cosmic ray telescope. Coincidence of a channel A and channel B sig- 
nal indicates that the same particle has  given r i s e  to  both signals. 
input on channel C a r i s e s  f r o m  a particle striking a plastic c rys ta l  
behind the channel B crystal .  
B inputs indicates that the particle has passed through the B crys ta l  
and that the B signal is not a t rue measure  of the total  energy E. 
pulse height analyzer circuits furnish a digital output count proportional 
t o  input pulse amplitude on each of the two energy channels (A and B) 
when and only when these inputs a r e  coincident and no simultaneous 
input is present on the third channel C. This function is performed 
through the following operations: 
The amplitude 
An 
Coincidence of a C input with the A and 
The 
( 1 ) Coincidence-anticoincidence action 
(2) Analog to  Digital Conversion 
( 3 )  Input Disabling 
Coincidence- anticoincidence action. 
c i rcui ts  located on S-74/ EE2 furnish gating pulses whenever coinci- 
dent inputs a r e  received on channels A and B but not C. Linear gates 
in  the channel A and channel B pulse height analyzers are normally 
blocked and become unblocked when gating pulses a r e  furnished f r o m  
the coincidence-anti- coincidence circuits. 
Blocking oscillator and gating 
Analog to  Digital Conversion. Channel A and channel B signals which 
a r e  coincident pass through their  respective l inear gates into a n  
amplitude-to-time converter in  each channel. A gate pulse is gener- 
ated in  channel A with a duration proportional to  the A input signal 
amplitude. A s imilar  gate pulse is generated in channel B with a du- 
ration proportional to the B input signal amplitude. 
passes  a burst  of 500 kc oscillator pulses to the pulse height analyzer 
output. The resulting count of oscillator cycles in the output burst  in 
each channel is proportional to the input signal amplitude in  that 
channel. 
Each gate pulse 
Input Disabling. The pulse height analyzer is rendered insensitive t o  
input signals whenever a coincident signal pair  is being processed i n  
order  to prevent garbling of the analog-to-digital conversion, and a l so  
whenever the spacecraft encoder scalers a r e  being read  out to the 
telemetry circuits. 
STABLE and associated triggering circuits.  
Input disabling is accomplished by the BUSY BI- 
In its normally RESET 
condition this bistable blocks the channel A and channel B output gates 
and activates the coincidence-anticoincidence circuits. In this state 
the pulse-height-analyzer i s  ready to receive inputs f rom the scintilla- 
tion telescope. 
The BUSY BISTABLE is SET by either of the following: 
(a) 
(b) 
The f i r s t  500 kc oscillator pulse which occurs after the s t a r t  
A SET signal (z) received f rom the telemetry encoder. of a channel A o r  channel B amplitude-to-time converter gate, or 
In the SET condition this bistable performs the following functions: 
(a) It s ta r t s  the channel A and channel B timing action in the 
amplitude - to- time converters , 
(b) It unblocks the channel A and channel B output gates, thus 
passing a burst of 500 kc oscillator pulses to the A and B outputs, and 
(c )  It disables the coincidence-anticoincidence circuits,  thus 
rendering the pulse-height-analyzer insensitive to additional inputs 
while a coincident pulse pair is  being processed. 
The busy bistable i s  RESET by the trailing edge of telemetry en- 
coder sync signal (2) F which occurs twice every telemetering sequence. 
CIRCUIT DESIGN 
The circuits on cards  S-74iEEl and S-74/EEZ a r e  constructed in 
For  convenience in circuit description the mod- 
the fo rm of welded modules and connected together by welded inter-  
connecting matrices. 
ules in the pulse-height analyzers a r e  grouped into the following 
functional sect ions : 
Preamplifier and Shaper Section 
Linear Gate Section 
Analog-to-Digital Converter Section 
Busy Bistable and 500 kc Clock 
Coincidence Amplifier and Threshold Detector Section 
Coincidence Logic Section 
Eight Position Matrix and Sealers 
Sync Shapers 
Preamplifier and Shaper Section (drawing NO. 631.4-62-101) 
The preamplifier and shaper section (located on card S-74/EE1) 
One Amplifier type 1, one consists of three welded circuit modules: 
Shaper (2  microsecond), and one Amplifier type 2A. 
information and gain settings for  channels A, B, and C a r e  given in  
Table 1. 
Input and output 
Amp. 
Type 2A 
Gain 
Overall 
Gain 
TABLE 1 
PREAMPLIFIER AND SHAPER SECTION GAIN SETTINGS 
Preamp 
Output Channe: 
4 .5  
2 .0  
4.0 
A 
B 
C 
10 20 mv 
2 20 mv 
4 20 m v  
Minimum 
Input 
s ig  . 
2 mv 
10 mv 
5 mv 
Amp. 
Gain 
Type 1 
5.0 
1.0 
2 .0  
Shape r 
Gain 
0.45 
0.45 
0.45 
The Amplifier type 1 is a two stage amplifier operating with positive- 
going input and output signals. 
Maximum gain i s  10, and the shunting res i s tor  across  R1 is used to  
adjust the gain to  smaller  values as needed. 
Overall gain i s  approximately R1 + R2 . 
R2 
The Shaper, 2 microsecond, is a two stage amplifier with delayed 
negative feedback. Positive-going input pulses with 2 microsecond r i s e  
t ime and greater  than 7 microseconds fall t ime a r e  shaped to give a 
very fast  fall time. The beginning of the shaped fall t ime is determined 
by the delay line (2 microseconds), thus allowing pulses with r i s e  t imes 
up to  2 microseconds to reach peak value before decaying. The shape 
of the output pulse decay is determined by adjusting a shunting res i s tor  
ac ross  R3 and R4. The shaper circuit  furnishes negative-going Output 
pulses. 
The Amplifier type 2A operates on negative-going input signals 
and furnishes negative-going output signals. 
s imilar  to the type 1 amplifier except that the n-p-n and p-n-p t ransis-  
t o r s  a r e  interchanged and the d-c supply voltage polarities a r e  reversed. 
It is  a two stage design 
Lower circuit impedances have the effect of reducing phase shift f r o m  
input to  output. 
Linear Gate Section (Drawing 63 1.4-62- 103) 
This section (located on card S-74/EEl) is divided into the follow- 
ing functional circuits: 
Delay line, 3 microseconds 
Compensating Amplifier, type 2A (first) 
Linear Gate 
Compensating Amplifier, type 2A, (second) 
A signal f rom the preamplifier section i s  delayed 3 microseconds 
to  allow time f o r  the coincidence circuits to  operate. 
pensating amplifier type 2A makes up for  signal loss  in the delay line. 
The negative-going output signal pulse f r o m  this amplifier i s  fed to  
the Q1 emitter in the l inear gate. Transis tors  Q1 and Q2 a r e  normally 
OFF,  - and conduct only when a gating pulse f rom the coincidence logice 
circuits is present on the secondary winding of the pulse t ransformer 
T1. Voltage drop f rom the Q1 emitter to  the Q2 emitter is negligible 
compared to 10 mv. The parallel  combination of diode, res i s tor ,  and 
capacitor in the t ransis tor  base circuits is necessary to minimize 
transients in the gated output due to the r i s e  and fa l l  of the gating 
pulse. The output compensating amplifier type 2A serves  a s  an  imped- 
ance matching device between the linear gate output and the input t o  the 
A to D Section. The signal amplitude cerresponding to a pulae-height- 
analyzer output count of 1 a t  several reference points in the linear gate 
section is given a s  follows: 
The first com- 
Ref e r ence Point 
Input to Linear Gate Section 
Min. Signal Amplitude 
20 mv 
Output of Delay Line 10 mv 
F i r s t  Compensating Amplifier Output 10 mv 
Second Compensating Amplifier Output 10 mv 
Analog-to-Digital Converter Section (Drawing 63 1.4-62- 104) 
This section consists of the following circuits: 
Sweep circuit (located on S-74/EEl)  
Shaper circuit (located on S-74/EE1) 
Output gate (located on S-74/EEl) 
Output driver (located on S-74/EE2) 
Operation is illustrated in  the waveform drawing 63 1.4-63-35. 
negative-going input signal f rom the linear gate section is amplified by 
Q1 and Q4 and charges the capacitors C1 and C2 to a negative value 
proportional to signal peak amplitude. This potential remains at  this 
level a s  long a s  Q5 i s  non-conducting. Emitter followers Q3 and Q2 
t ransfer  the capacitor voltage to Q1 emitter,  thus the net drive on Q1 
i s  the difference between input signal amplitude and negative emitter 
voltage. 
.conduct. 
initiates a positive shaper output signal. 
to insure that the capacitors charge to the full negative signal peak, 
coincidence between shaper output and a clock pulse places the busy 
bistable (not shown on drawing 62-104) in the SET condition. The busy 
bistable SET signal F causes Q5 to conduct, and the combination of 4 5  
and the 6 .2  volt zener diode (T1653CO) acting as a constant current 
source discharges C1 and C2 at  a constant rate.  
a t  the leading edge of the busy bistable signal F and ends when the 
capacitor voltage drops to i ts  quiescent value. 
conducting and a negative-going signal f rom Ql through Q4 terminates 
the positive shaper output signal. 
A 
The positive-going portion of the input signal causes Q1 to 
This feeds a positive pulse through Q4 to  the shaper and 
After a 4 microsecond delay 
This discharge begins 
At this point Q1 stops 
The output gate i s  normally blocked, and becomes unblocked only 
during coincidence of the positive shaper output and the busy bistable 
F signal. This coincidence endures a s  long as capacitors C1 and C2 
a r e  discharging, which depends on the voltage to which they a r e  initially 
charged. Thus, the number of 500 kc oscillator pulses which pass 
through the output gate is proportional to the input signal amplitude. 
The circuit is designed to generate a 2 microsecond gate in response 
to a 10 millivolt signal applied to  the sweep circuit  input, and is linear 
for input signals up to 2. 56 volts. 
Output driver modules, one for channel A and one for  channel B, 
These modules a r e  dual emitter fol- a r e  located on card S-74/EE2. 
lowers to provide two output terminals for channel A and two output 
terminals for channel B. 
Busy Bistable and 500 kc Oscillator 
These circuits,  common to channels A and B, a r e  shown on draw- 
ing 63 l. 4-62- 105. Busy bistable operation is summarized as follows: 
Condition Trigger  Output F, terminal 2 Output F, terminal  3 
SET +on 1. + 6 volts -3 volts 
RESET +on 4 - 3 volts +6 volts 
The bistable is normally in the RESET condition to  allow coincidence 
action to take place. It is placed in the SET condition by action of the 
"and-or" circuits upon coincidence of A shaper and clock o r  B shaper 
and clock. 
The 500 kc clock is a crystal  controlled oscillator with emitter 
follower output. 
The busy bistable and 500 kc oscillator are both located on elec- 
t ronics  card S-74/EEl. 
Coincidence Amplifier and Threshold Detector Section 
Each channel of the pulse-height-analyzer (channels A, B, and C) 
has  a coincidence amplifier and threshold detector section (see draw- 
ing 63 1.4-62-84) to furnish signals to tr igger the coincidence-anticoin- 
cidence blocking oscillators. Input to  this section is obtained f rom the 
preamplifier and shaper section output. 
Each coincidence amplifier and threshold detector section consists 
of the following welded circuit modules (see drawing 631.4-62- 102). 
Amplifier type 2A, input stage, gain of 10 (on card S-74/EEl) 
Amplifier type ZA, driver  stage, gain of 7 (on card S-74/EEl)  
Threshold detector (on card S-74/EE2) 
The threshold detector furnishes a positive 6 volt output pulse when- 
ever  a negative-going input pulse exceeds a threshold value determined 
by the "Threshold Level Adjust" resistor setting. 
Coincidence Loeic Section 
The coincidence logic section, located on electronics card  S-74/ 
EE2, consists of six blocking oscil lators and one delay line (1 micro- 
second) connected as shown in the block diagram drawing 63 1.4-62- 106. 
The characterist ics of the output pulses f r o m  the different blocking 
oscillators depends on the operating voltage and the t ransformer  used. 
The arrangement shown in drawing 631.4-62- 106 is summarized as 
follows : 
De signation Circuit Transformer Output Pulse 
A BO- 1 T1-0.75- 12 3 /4  microsecond 
B BO- 1 T1-0.75- 12 3 / 4  microsecond 
A - B  BO- 1 T1-1- 12 1 microsecond 
C BO-2 T2-2- 6 2 microseconds 
A - B - C  BO- 1 T1-2- 12 2 microseconds 
A * B * C *  F BO- 1 T1-1- 12 1 microsecond 
Blocking oscillator pulse t ransformers  a r e  wound on Alladin Bobbin 
and Sleeve fe r r i te  coil forms: 
Bobbin No. 110- 1097 
Sleeve No. 110-1098 
Winding information is as follows: 
5-6 7-8 3-4 -Alladin NO. 1-2 -Transformer No. 
T1-. 75- 12 01-600 11 33 11 11 
T1-1-12 01-601 13 39 13 13 
T1-2-12 01-602 25 75 25 25 
T1-4-6 
T2-2-6 
01-616 28 84 28 28 
01-604 40 120 
The A and B blocking oscil lators a r e  tr iggered by signals f r o m  the 
A and B threshold detectors, respectively. Coincident A and B signals 
t r igger  the A' B blocking oscillator, and its output pulse is  fed  through 
1.0 microsecond delay line to the A* B- E blocking oscillator. 
blocking oscillator is disabled whenever the C blocking oscillator is 
This 
triggered. 
a signal on channel A coincident with one on channel B, but no signal on 
channel C. 
Thus, the A* B* c blocking oscillator f i r e s  whenever there  is 
- -  
The A- B- E signal t r iggers  the A- B- C- F blocking oscillator only 
when the busy bistable is in  the RESET condition. 
pulse output f r o m  this blocking oscillator is fed to the driving t rans-  
fo rmer  in  the l inear gate section (see drawing 62-103) to unblock the 
l inear gates in channels A and B. 
A "5" microsecond 
ELECTRONICS PACKAGING AND INTERCONNECTIONS 
Electronics Card S-74/EE1 
Electronics card S-74/EE1 consists of 44 welded circuit modules 
mounted on six interconnecting sub-matrices which 2re themselves 
interconnected by means of a welded "mother matrix. An interconnec- 
tion schematic of modules on this card is shown in drawing No. GD-S74- 
1008-263, "IMP E vs dE/dx (Nuclear Abundance Experiment) Electronic 
Card S-74/EEl,  Schematic Diagram Sheet 1. Schematics of the sep- 
a ra t e  modules a r e  shown on sheet 2 and sheet 3 of the same drawing. 
Distribution of welded circuit  modules on the interconnecting sub- 
mat r ices  and drawing numbers fo r  the sub-matrix interconnection 
diagrams a r e  given in  Table 2. 
TABLE 2 
Sub Matrix 
Number 
1 
2 
3 
4 
5 
6 
7 
Electronics Card S-74/EE1 
Interconnecting Sub- Matrices 
Welded Circuit Modules 
on Sub Matrix 
(See EE1 Schematic f o r  
Module Identification) 
A1’ A2ay A2bs A3 
B1’ B2a9 B2bJ B3 
Power decoupler PD- 1 
‘1’ ‘2a’ ‘2bS c3,. C4’ c 5  
Power decoupler PD-2 
Driver  Transformer 0 1-616 
A4al A4b# Ag, A8, A9, 
A1O’ A12 
B1O’ B1la B12 
B4a, B4b, B5S B6, B8, B9, 
.01  mfd Sweep Control 
Capacitor, Channel A, 
. O l  mfd Sweep Control 
Capacitor, Channel B 
A149 *15 
B14’ B15 
Power Decoupler PD-3 
E5s E8 
D1’ D2, Dg 
Power decoupler PD-4 
Mother Matrix 
Power Decoupler PD- 5 
Interconnection of Shielded 
Leads 
Sub Matrix 
Interconnection 
Diagram Code 672 
Drawing No. 
01-114-1A7-D-02 
0 1 - 1 14-2A7 - C- 02 
0 1 - 1 14- 3A7 -D- 02 
01-114-4A7-D-02 
01-114-5A7-C-02 
0- 114-6A7-D-02 
01-114-7A7-D-02 
0 1 - 1 14- 6A7b-D- 02 
Electronics Card S-74/ EE2 
Electronics card S-74/EE2 has the power converter PS-8 and 29 
other welded circuit modules mounted on three. welded interconnecting 
sub-matrices.  An interconnection schematic of modules on this card 
is shown in drawing No. GD-S74-1008-266, "IMP E vs dE/dx  (Nuclear 
Abundance Experiment) Electronics Card S- 74/ EE2 Schematic Diagram," 
sheet 1. 
the same drawing. 
connecting sub-matrices and drawing numbers for sub-matrix inter-  
connection diagrams a r e  given in  Table 3. 
Schematics of the separate modules a r e  shown on sheet 2 of 
Distribution of welded circuit  modules on the inter- 
Sub Matrix 
Number 
I 
2 
3 
4 
5 
TABLE 3 
Electronics Card S-74/EE2 
Inter connecting Sub- Matrices 
Welded Circuit Modules 
on Sub Matrix 
(See EE2 Schematic for  
Module Identification) 
Power Converter PS- 8 
Manufactured by Matrix Re- 
search  and Development Corp. 
Power Decoupler Module PD-7 
(Mounted on Mother-Matrix) 
A17, A18S E4' 
B16, B17' B18' E2' E5 
c6, c7' c8, E3, Eg 
D4, D5s D6, D7, D8, D9 
Power Decoupler PD-6  
F (Mounted on Mother 
Matrix) 
Mother Matrix 
Sub Matrix 
Interconnection 
Diagram Code 672 
Drawing No. 
Matrix Drawing 
D- 1407 
01- 103- 1C1-A-02 
0 1- 104-2A4-D- 02 
0 1 - 104- 4A4- A- 02 
0 1- 12 1-PL- B- 02 
01- 104-3A4-C-02 
01-104-1A4-C-02 
I nie  r c o nne c ting Ca bling 
The instrumentation and electronics of the E vs dE/dx experiment 
a r e  interconnected by a cable harness  and Cannon connectors as shown 
i n  drawing No. GD-S74-1008-107 "IMP, E vs dE/dx (Nuclear Abund- 
ance Experiment) Interconnection wiring Diagram. I t  
APPENDIX I. 
WELDED MODULES 
Table 4 gives the quantity of each different welded circuit  module 
located on electronics card  S-74/EE1 and the Code 631.4 drawing num- 
ber for  each module schematic. 
for welded modules located on electronics card S-74/EE2. 
Table 5 gives the same information 
TABLE 4 
Welded Circuit Modules 
Located on S-74/EE1 
Welded Circuit Module 
~ 
Amplifier Type 1 
Shaper, 2 Microsecond 
Amplifier, Type 2A 
Delay Line Coupler 
Delay Lines, Artronic 2 6 s  
2 Microseconds 
3 Microseconds 
Linear Gate 
New Gate Driver (Transformer)  
Sweep Circuit 
Sweep Control 
Shaper 
Output Gate 
Busy Bistable 
By Pass Module 
Trigger Delay 
500 KC Oscillator 
Power Decoupler PD- 1 
Power Decoupler PD-2 
Power Decoupler PD-3 
Power Decoupler PD-4 
Power Decoupler PD-5 
Quantity 
3 
3 
13 
2 
3 
2 
2 
1 
2 
2 
2 
2 
1 
1 
1 
1 
1 
1 
1 
1 
1 
Schematic 
Code 63 1.4 Drawing No. 
62-45 
62-42 
62-6 
62-89 
63- 1 
63-45 
62-61 
62-62 
62-63 
62-64 
62-58 
62- 110 
62-59 
62-60 
63-44 
63-44 
63-44 
63-44 
63-44 
TABLE 5 
Welded Circuit Modules 
Located on S- 74/ EE2 
Welded Circuit Module 
Threshold Detector 
Emit ter  Follower 
Blocking Oscillator BO- 1 
With Transformer T1-. 75-12 
With Transformer T1-1-12 
With Transformer T1-2- 12 
With Transformer T1-5-6 
Blocking Oscillator BO-2 
With Transformer T2-2-6 
Dr iver  Type 1 
Driver  Type 2 
Sync Shapers 
(01-600) 
(01- 601) 
(0 1 - 602) 
(0  1-603) 
(0 1- 604) 
Type 1 
Type 2 
Type 3 
Type 1A 
Scaler,  Single bit 
Matrix 8 position 
Delay Line, Artronic 26S, 
Modular Decoupler MD- 1 
Power Decoupler PD- 1 
Power Decoupler PD-2  
1.0 Microsecond 
Quantity 
3 
3 
2 
1 
1 
1 
2 
1 
1 
1 
1 
1 
3 
1 
1 
6 
1 
1 
Schematic 
Code 63 1.4 Drawing No. 
62-7 
62- 109 
62- 19 
62-20 
62-77 
62-78 
62-79 ( 12-28- 62) 
62-79 (1- 14-63) 
62- 80 
62- 8 1 
62- 82 
62- 83 
62-18 
63-44 
63-44 
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